

(12) UK Patent Application (19) GB (11) 2 351 640 (13) A

(43) Date of A Publication 03.01.2001

(21) Application No 0001720.2

(22) Date of Filing 25.01.2000

(30) Priority Data

(31) 11057087 (32) 04.03.1999 (33) JP

(71) Applicant(s)

Sega Enterprises, Ltd.
(Incorporated in Japan)
2-12 Haneda 1-chome, Ohta-ku, Tokyo 144-8531,
Japan

(72) Inventor(s)

Seisuke Morioka

(74) Agent and/or Address for Service

Haseltine Lake & Co
Imperial House, 15-19 Kingsway, LONDON,
WC2B 6UD, United Kingdom

(51) INT CL⁷

G06T 15/00

(52) UK CL (Edition S)

H4T TBEC T100 T131

(56) Documents Cited

EP 0981107 A1 EP 0507548 A2

(58) Field of Search

UK CL (Edition R) H4T TBAD TBEC TBEX
Online: WPI, EPODOC, JAPIO


(54) Abstract Title

Rendering an image and updating texture data during frame period

(57) An image processing technique involving first performing the necessary rendering in the frame period, then during the remaining time of that frame period, rewriting the texture data in the texture buffer memory. Therefore, the rendering process is not interrupted, the displayed image is not interrupted or frozen, and it is possible to rewrite the texture data in the small-capacity texture buffer memory and make it possible to use virtually a lot of texture data to render one scene.

FIG. 4

Rendering Process and Texture Update Process during Frame Period



GB 2 351 640 A

FIG. 1




FIG. 2




FIG. 3

Rendering Process & Texture Update Process





FIG. 4

Rendering Process and Texture Update Process during Frame Period

FM1






FIG. 5

FIG. 6

Rendering Process & Texture Update Process




FIG. 7

Rendering Process & Texture Update Process




Image Processing Method and Image Processing Apparatus

5

The present invention relates to an image processing method and image processing apparatus to be used in game machines or simulation machines, and in more particular, to an image processing method and image processing apparatus that updates the texture data without any loss in image rendering performance.

Game machines and simulation machines execute a game program or simulation program in response to control input from the operator, and display an image that corresponds to the progression of the game or the like. Moreover, these kinds of machines are equipped with image processing apparatus for performing image rendering.

This kind of image processing apparatus employs 3-D computer graphic technology to calculate the movement position or amount of movement of a model created using multiple polygons and to render a polygon at the desired position. When doing this, texture data, which is the polygon pattern, is used. Typically, graphic processors which perform rendering use a frame buffer memory wherein the rendered image data is written, and a texture buffer

memory which stores texture data. Moreover, the amount of movement of the model is found by executing a game program or the like, and after the position of the polygon is calculated according to that amount, the graphic processor uses the texture data stored in the texture buffer memory to render a polygon, and then saves the rendered image data in frame buffer.

The rendering is performed within the time period of the frame, and the image generated according to the image data that are stored in the frame buffer is displayed on the display. It is necessary that the rendering process be performed in a short time and it is also desired that access of the texture buffer be performed at high speed. Moreover, static RAM (SRAM) is used as the semiconductor memory that makes high-speed access possible, however the cost per bit of this kind of semiconductor memory is very high when compared with DRAM.

On the other hand, in order to make the displayed image appear more realistic, it is desired that more texture data be used. However, since it is also desired that access be performed at high speed and that cost be reduced, it is not possible to increase the capacity of the texture buffer memory. Therefore, conventionally, the necessary texture data were stored in a large-capacity external memory (mask ROM or hard disk) that was separate from the texture buffer memory and whose access speed was slow. A period of no display was established during the period

that the scene changed, and during this period, part or all of the texture data in the texture buffer memory was rewritten with the texture data in the external memory, making it possible to use a lot of texture data.

5 However, with the conventional method, during the period when the texture data is being rewritten, the rendering process for generating the image is interrupted, and this period becomes a period when there is no image display between scenes, or a period when the image becomes
10 frozen. Moreover, in a racing game where the player races on a course that covers a long distance, or in a role-playing game where the character moves through a long course, it is not possible to rewrite the texture data, and the amount of texture data that can be used is limited.

15

Therefore, in view of the above problem in the prior art, it is desirable _____ to provide an image processing method and image processing apparatus
20 that is capable of updating texture data without interrupting the rendering process, and _____

25 _____ without affecting the performance of the rendering process.

An aspect of _____ the present invention

is characterized by first performing the necessary rendering in the frame period, then during the remaining time of that frame period, rewriting the texture data in the texture buffer memory. The image rendering process
5 for each frame is performed first, then after the rendering process has been completed for the frame, if there is remaining time, that time is used to rewrite the texture data. Therefore, the rendering process is not interrupted, the displayed image is not interrupted or
10 frozen, and it is possible to rewrite the texture data in the small-capacity texture buffer memory and make it possible to use virtually (or to obtain an effect of) a lot of texture data to render one scene.

In a preferred embodiment, the necessary rendering
15 process is performed first in each frame period. When the rendering process is finished, the remaining time is used to rewrite the texture data. If the rendering process ends quickly, it is possible to rewrite texture data for that much longer a time period, and if the rendering
20 process requires a long time, the time period for rewriting the texture data becomes shorter. In addition, if the entire frame period is used for performing the rendering process, texture data is not rewritten during that frame period. Normally, the necessary texture data is
25 rewritten over several frame periods.

Another aspect of _____ the present invention is characterized by an image processing

method for performing a rendering process by reading a predetermined texture data from a texture buffer memory and generating image data, the method comprising:

a step of performing the rendering process first
5 during the frame period;

and a step of rewriting the texture data in the texture buffer memory during the remaining time of the frame period after the rendering process has been completed.

10 Another aspect of the invention provides _____ an image processing apparatus, having a graphics processor that performs a rendering process by reads a predetermined texture data from the texture buffer memory and generating image data, comprising:

15 a data memory that stores texture data; and
a texture data updating unit which reads the texture data in the data memory and updates the texture data stored in the texture buffer memory into the read texture data; and

20 wherein the graphics processor performs the rendering process first during the frame period, and then the texture data update unit updates the texture data during the remaining time in the frame period after the rendering process has been completed.

25 Preferably, _____ the apparatus further comprises a work memory in which the rendering process data are stored, and a bus that connects the

graphics processor, the texture data update unit, the data memory and the work memory; and

wherein the graphics processor reads the rendering process data from the work memory via the bus during the rendering process; and

wherein the texture data update unit reads the texture data in the data memory via the bus during the update process.

Furthermore, preferably, _____ during the frame period, the graphics processor supplies a rendering start signal to the texture data update unit at the beginning of the rendering process and then supplies a rendering end signal when the rendering process is completed;

the texture update unit starts the texture data update process in response to the rendering end signal, and stops the texture data update process in response to the rendering start signal.

Reference will now be made, by way of example, to the accompanying drawings in which:

Fig. 1 is a configuration diagram of the image processing apparatus used in this embodiment.

Fig. 2 shows the data which is stored in the work RAM.

Fig. 3 is a diagram which shows the relationships of the texture buffer, rendering process and texture update process.

Fig. 4 is a diagram which shows the rendering process

and texture data update process in the frame period.

Fig. 5 is a flowchart of the operation of the graphics processor and update DMA.

Fig. 6 is a diagram which shows the relationships of
5 the texture buffer, rendering process and texture update process.

Fig. 7 is a diagram which shows the relationships of the texture buffer, rendering process and texture update process.

10

The preferred embodiment of the present invention will be explained in reference to the drawings. However, the embodiment ~~does~~ not limit to the technical scope of
15 the present invention.

Fig. 1 is a configuration diagram of the image processing apparatus according to the embodiment. The components shown in Fig. 1, except for the display means 1, make up the image processing apparatus 10. The image
20 processing apparatus 10 comprises a CPU 12 for running a game or simulation program, ————— work RAM 16 that is installed for the various processes performed by the CPU 12, a bridge circuit 14 for connecting the CPU 12 and work RAM 16, data memory 18 in which the game program, texture
25 data and model data are stored, and an image processing unit which performs the rendering process and texture data update process. These are all connected, for example, on

one board by a bus 20 such as a PCI bus.

The image processing unit 22 is constituted by, for example, an Application Specific Integrated Circuit (ASIC), and comprises a bus interface 24, graphics processor 26 for performing the rendering process, Dynamic Memory Access (DMA) (texture data update unit) 34 for updating the texture data, and a texture interface 32. In addition, the image processing apparatus 10 comprises a frame buffer memory for storing image data that are generated in the rendering process, and a texture buffer memory 30 for temporarily storing texture data that are needed for the rendering process. The frame buffer memory 28 is provided by, for example, video RAM, and it is capable of storing at least one frame of image data. The texture buffer 30 is formed of high-speed access SRAM, and the part of the texture data that are stored in the data memory 18 and which are needed for the rendering process are written in the texture buffer 30 via (by way of) texture interface 32. In order that the texture buffer 30 be capable of high-speed access, its capacity is relatively small, and at least it is smaller than the capacity of the texture data in the data memory 18.

The data memory 18 is an external memory accessible via the PCI bus 21, and is a relatively large-capacity memory in the form of, _____, for example, a mask ROM or hard disk, and it is connected to the CPU or graphics

processor 26 and update DMA 34 in the image processing unit by way of the PCI bus 20. The bridge circuit 14 is a device for use as an interface with the CPU 12 and other devices, and the PCI bus 20 connects to the CPU 12 by way
5 of this bridge circuit 14. Also, the bus interface 24 is a circuit for connecting the graphics processor 26 or update DMA 34 in the image processing unit 22 to the bus 20.

Fig. 2 shows the data stored in the work RAM 16. The
10 game program 16A, which is executed by the CPU 12, and the rendering command list (or rendering process data) 16B for generating the image, are stored in the work RAM 16. The CPU 12 executes the game program 12 and advances through the game in correspondence to control input from
15 the operator. As the game proceeds, the CPU 12 generates a rendering command list 16B and stores it in the work RAM 16. In addition, when a rendering command is sent from the CPU 12 to the graphics processor 26, the graphics processor 26 reads the rendering command list 16B, which
20 is stored in the work RAM 16, by way of the bridge circuit 14, bus 20 and bus interface 24, performs rendering and generates image data, and then stores that data in the frame buffer memory 28. The graphics processor 26 reads the texture data in the texture buffer 30 during the
25 rendering process.

Furthermore, as the game proceeds, the CPU 12 generates a texture update command table (or texture data

update data), which is a list of texture data update commands, and stores it in the work RAM 16. Also, during the texture update period, the update DMA 34, which is the texture data updating unit, reads the texture data command table 16C in the work RAM 16 by way of the bridge circuit 14, bus 20 and bus interface 24, and according to the address in the data memory 18 and data size (source address, source size) which are included in the texture update command table 16C, it writes the read out texture data to the update destination address of the texture buffer 30 which is included in the update command table 16C. The texture data update command table 16C also contains data such as a texture attribute data to be updated and an update destination size. Writing to the texture buffer 30 is performed by way of the texture interface 32. After the texture data update process has been completed, the update DMA supplies an update complete interrupt signal UDI to the CPU 12 by way of the bridge circuit 14. The data inside the texture data update command table 16C may also be stored beforehand in the data memory 18 and read from there.

As described above, in the image processing apparatus 10 shown in Fig. 1, when the graphics processor 26 performs the rendering process, data is read from the work RAM 16 by way of the bridge circuit 14, bus 20 and bus interface, and also similarly, when the update DMA 34 performs the texture data update process, data is read from the work

RAM 16 by way of the bridge circuit 14, bus 20 and bus interface 24, and data is also read from the data memory 18 by way of the bus 20 and bus interface 24. Therefore, if both processes are performed simultaneously, there is
5 a problem of conflict in the bus 20, and causes a decrease in performance of the rendering process by the graphics processor 26. Therefore, in this embodiment, the rendering process is performed first during the frame period, and after the rendering process has been completed,
10 the time remaining in the frame period is used to perform the texture data update process.

Figure 3 shows the relationships between the texture buffer, rendering process and texture data update process. This is one example of this relationship and a different
15 example will be described later. In the example shown in Fig. 3, the horizontal line represents time, and (a) shows the change in the data in the texture buffer, (b) shows how the displayed scene changes, (c) shows the change in the rendering process and (d) shows the texture data update
20 process.

In the example shown in Fig. 3, during scene 1, common texture data TX that is used by scene 1 to 3, as well as texture data TX1 used by scene 1 are stored in the texture buffer 30. In addition, the graphics processor 26
25 accesses the texture buffer 30 and performs the rendering process according to the rendering command list 16B. During that time, the first half of scene 1 uses the common

texture data TX and the texture data TX1 for scene 1 in the texture buffer 30 and performs the rendering process (see (c)). The CPU 12 executes the game program, and sends a texture update command to the update DMA 34 with timing
5 such that the shortest time until the next scene 2 is the same as the time required for updating the texture data TX1 to texture data TX2 for scene 2.

In response to the texture update command, the update DMA 34 uses the time remaining in the frame period after
10 the rendering process has been completed to exchange in sequence the texture data TX1 in the texture buffer 30 with the update texture data TX2. As described above, during this texture update process, the update DMA reads the texture data from the data memory 18 according the
15 command list of the texture update command table 16C in the work RAM 16, and writes that data in a specified address in the texture buffer 30. Moreover, during this process of updating the texture data TX2, the graphics processor
26 uses the common texture data TX to perform rendering.

20 Finally, after the texture data has been completely updated to this texture data TX2 in part of the texture buffer 30, the update DMA 34 sends an update complete interrupt signal UDI to the CPU 12. The CPU 12 then moves to scene 2 and the graphics processor 26 uses the common
25 texture data TX and data TX2 for scene 2 in the texture buffer 30 to perform the rendering process. Similarly, as described above, when moving from scene 2 to scene 3,

in response to a texture update command from the CPU 12, the update DMA 34 updates the texture data TX2 to new texture data TX3.

Fig. 4 is a drawing which shows the rendering process and texture data update process during the frame period. The frame periods FM1 to FM4 shown in Fig. 4 are the frame periods during which the rendering process and texture update process are performed simultaneously after the texture update command has been sent, as described in Fig. 3.

At the beginning of the frame period, the rendering process is performed first by the graphics processor 26. In the rendering process, the graphics processor 26 reads the rendering command list 16B from the work RAM 16, and according to it, uses the texture data in the texture buffer 30 to perform the specified rendering, then stores the generated image data in the frame buffer 28. In the frame period FM1, after the rendering process that is to be performed during that frame period has been completed, the remaining time is used by the texture update unit, in which the update DMA 34 reads texture data from the data memory 18 according to the texture update command list 16C in the work RAM 16, and writes the read texture data to the texture buffer 30 by way of the texture interface 32.

Finally, when there is no more time remaining in the frame period FM1 and the next frame period FM2 begins,

the update DMA 34 temporarily suspends the texture update process. In the next frame period FM2 as well, the rendering process is performed first by the graphics processor 26. In the frame process FM2, as shown in the figure, the rendering process is completed in a short time, and the texture update process continues in the relatively long remaining time of that frame period FM2.

In the example shown in Fig. 4, in frame period FM3 the rendering process is performed by the graphics processor 26 during the entire frame period FM3. No time can be maintained for the texture data update process. In addition, in the example shown in Fig. 4, in the time remaining during the frame period FM4 after the rendering process has been completed, the texture update process is started again, and before this frame period FM4 ends, all of the required texture data is updated, then the update DMA 34 sends an update complete interrupt signal to the CPU 12 by way of the bridge circuit 14.

As shown in Fig. 4, the texture data update process is performed during the time remaining in each frame period after the rendering process has completed. Moreover, the rendering process by the graphics processor 26 is performed first and there is no drop in its performance. As can be seen in Fig. 4, the time remaining in the frame period after the rendering process has been completed changes dynamically. When a long time is required for the rendering process, the remaining time becomes short, and

if the rendering process is short, the remaining time will increase by that amount. In addition, though not shown in Fig. 4, in a frame period that does not require rendering processing, that entire frame is used for updating the texture data.

During the frame period, the rendering process and the texture data update process are performed in time division manner, however, in order to make that possible, the graphics processor 26 sends a start flag SF to the update DMA 34 to notify it that the rendering process has started, and it sends an end flag EF to notify when the rendering process has finished. The update DMA 34 performs the texture data update process in response to the end flag EF, and suspends the texture data update process in response to the start flag SF. With this method, processing control by the CPU 12 is not needed, and it is possible to reduce the processing load of the program.

The vertical blanking period in display means 1 is included in the frame periods of Fig. 4. The texture data update process may also be performed during the vertical blanking period.

Fig. 5 is a flowchart which shows the operation of the graphics processor and update DMA. Fig. 5 shows the operation from the start to the end of the frame period. The operation is described in detail by reference to Fig. 1, Fig. 3 and Fig. 4.

At the start of the frame period the graphics

processor 26 sends a start flag SF to the update DMA 34 and starts the rendering process (S2). The graphics processor 26 reads from the work RAM 16 the rendering command list which was generated by the CPU 12, interprets
5 it, and performs the rendering process (S4). During the rendering process, the position of the polygon on the display screen, for example, is calculated, and hidden-surface processing is performed. Also, during the rendering process, texture data is read from the texture
10 buffer 30 by way of the texture data interface 32, an image pattern based on the texture data is assigned for the polygon and the image data is generated. The generated image data is then written in the frame buffer 28. This rendering step S4 is repeated until the rendering command
15 ends.

When rendering, which is to be performed during the frame period, is completed (S6), the graphics processor sends an end flag EF to the update DMA 34 (S8). If a texture update command has already been issued from the CPU 12,
20 the texture data update process is performed, however, if no command has been issued, the rendering process for the next frame period is performed in the same way.

If a texture update command has been issued, the update DMA 34 reads (or is given) the texture update
25 command table, which has been generated by the CPU 12, from the work RAM 16 by way of the bus 20 and bus interface 24 and interprets it. Moreover, in accordance with the

update command, the update DMA 34 reads in sequence texture data from an address in the data memory 18 that has specified by the update command, and then writes that data to a specified address in the texture buffer 30 (S14).
5 This update process is repeated until the next frame period starts and a start flag SF is received from the graphics processor 26.

When a start flag SF is received (S16), the update DMA 34 immediately suspends the texture update process.
10 The rendering process is performed first in the next frame period as well according to process steps S2 to S8. Then when that rendering process ends, the update DMA 34 restarts the suspended texture update process in response to the end flag EF. Moreover, as in the case of frame
15 period FM4 in Fig. 4, when the update process ends (S18), the update DMA 34 sends an update complete interrupt signal UDI to the CPU 12 by way of the bridge circuit 14 to notify it that the texture update has been completed.

Fig. 6 shows the relationships between the texture
20 buffer, rendering process and texture update process. This example is a second example, which differs from the first example. In the example shown in Fig. 6, the texture buffer 30 is divided into two areas, and as the scenes change from scene 1 to scene 2 to scene 3, the texture
25 data TX1, TX2, TX3 that are used by the respective scenes are updated during the scene previous to that scene. At the start of scene 1, the texture data TX1 for scene 1

and the texture data for the previous scene TX0 are held in the texture buffer 30 (1).

As scene 1 starts, the CPU 12 issues a texture update command. During each frame period from the start of scene 1, the necessary rendering processing is performed first, after which, the texture update process is performed in the remaining time. In the rendering process (c), the texture data TX1 in the texture buffer 30 (1) is used. During this time, texture data TX0 is updated with the texture data TX2 for the next scene 2. At the start of scene 2, the texture buffer 30 (2) contains the texture data TX1 for scene 1 and the texture data TX2 for scene 2.

When scene 1 ends, the texture data TX1 is no longer needed, and the process to update it to the texture data TX3 for scene 3 begins at the same time that scene 2 begins. At the start of scene 3, the texture buffer 30 (3) stores the texture data TX2 for scene 2 and the texture data TX3 for scene 3. Similarly, the process to update the data to texture data TX4 for scene 4 begins.

As shown in Fig. 4, the texture data update process and the rendering process are performed according to the rule that the rendering process is performed first.

Fig. 7 further shows the relationships between the texture buffer, rendering process and texture update process. This example is a third example. In the example of Fig. 7, the scene does not change, however, it is applied

to a case such as in a soccer game or a fighting game,
for example, where the patterns for the spectator seats
are changed one by one, and the texture data TX1 and TX2,
which correspond to the patterns for the spectator seats,
5 are updated alternately. It is desirable that the
patterns for the spectator seats change at random with
no connection to the advancement of the game.

At the start of scene 1, the texture buffer 30 (1)
contains common texture data TX as well as texture data
10 TX1 that changes. The rendering process is performed
using this common texture data and texture data TX1. As
scene 1 begins, the texture data TX1 is updated to TX2.
During scene 1, the texture buffer 30 (2) contains common
texture data TX as well as a combination of texture data
15 TX1 and TX2. During this period, the rendering process
uses the common texture data TX and texture buffer TX1
and TX2. In the above example, the spectator seats are
rendered by using the texture buffer TX1 and TX2.

In the end, the texture buffer 30 (3) stores the common
20 texture data and only texture data TX2. In this state,
the rendering process assigns a pattern for the spectator
seats according to texture data TX2.

In this case as well, as shown in Fig. 4, the rendering
process and continuously performed texture update process
25 are performed according to the rule that the rendering
process is performed first during the frame period.
Moreover, in the case shown in Fig. 7, there is no

particular need for a texture update command to be sent from the CPU 12, and likewise, there is no need for a texture update complete interrupt signal to be send from the update DMA 34.

5 This embodiment can also be applied in the same manner to image processing apparatus in a simulation apparatus.

 In the present invention, since the rendering process is performed first during the frame period and then the texture update process is performed in the remaining time,
10 it is possible to update the texture data with no drop in performance of the rendering process.

CLAIMS

1. An image processing method for performing a rendering process by reading predetermined texture data from a texture buffer memory and generating image data, the
5 method comprising:
 - a step of performing the rendering process first during the frame period; and
 - a step of rewriting the texture data in the texture buffer memory during the remaining time of said frame
10 period after said rendering process has been completed.
2. An image processing method as defined in claim 1,
 - wherein, in the step of the rendering process, the rendered image data is written to a frame buffer memory
15 and an image is displayed for each frame according to the image data written in the frame buffer memory.
3. An image processing method as defined in claim 1 or 2,
 - wherein said texture data is not rewritten if there
20 is no time remaining in said frame period after said rendering process has been completed.
4. An image processing apparatus, having a graphics processor which performs a rendering process by reading
25 predetermined texture data from a texture buffer memory and generating image data, comprising
 - a data memory that stores texture data; and

a texture data updating unit which reads the texture data in the data memory and updates the texture data stored in the texture buffer memory using the read texture data; and

5 wherein the graphics processor performs the rendering process first during the frame period, and then the texture data update unit updates the texture data during the remaining time in the frame period after the rendering process has been completed.

10

5. An image processing apparatus as defined in claim 4, further comprising:

a work memory where rendering data are written; and

a bus for connecting said graphics processor, said
15 texture data update unit, said data memory and said work memory;

wherein said graphics processor reads said rendering data from said work memory via said bus during said rendering process, and said texture data update unit reads
20 the texture data from said data memory via said bus during said update process.

6. An image processing apparatus as defined in claim 4 or 5,

25 wherein said graphics processor accesses said texture buffer memory during said rendering process, and said texture data update unit accesses said texture buffer

memory during said update process.

7. An image processing apparatus as defined in claim 5 or 6,

wherein texture data update data is stored in said
5 work memory or said data memory, and said texture data
update unit reads the texture data update data from said
work memory or said data memory via said bus during
said update process.

10 8. An image processing apparatus as defined in claim 4, 5, 6, or 7,

wherein during the frame period said graphics
processor supplies a rendering start signal to said
texture data update unit at the start of the rendering
process, and supplies a rendering end signal at the end
15 of the rendering process, and said texture data update
unit starts said texture data update process in response
to said rendering end signal, and suspends said texture
data update process in response to said rendering start
signal.

20

9. An image processing method, for performing a
rendering process by reading predetermined texture data
from a texture buffer memory, which is constantly being
overwritten, and generating image data, the method
25 comprising:

a step of detecting an end timing of said rendering
process;

a step of starting a process to overwrite said texture buffer memory if there is texture data to be overwritten at the detected end timing of said rendering process;

a step of detecting the start timing of said rendering
5 process; and

a step of suspending the process of overwriting of said texture buffer memory at the start timing of said rendering process.

10. An image processing method, substantially as hereinbefore described with reference to the accompanying drawings.

11. An image processing apparatus, substantially as hereinbefore described with reference to the accompanying drawings.



Application No: GB 0001720.2
Claims searched: 1-11

Examiner: Ms Ceri Witchard
Date of search: 24 October 2000

Patents Act 1977 Search Report under Section 17

Databases searched:

UK Patent Office collections, including GB, EP, WO & US patent specifications, in:

UK Cl (Ed.R): H4T TBEC TBEX TBAD

Int Cl (Ed.7):

Other: Online: WPI, EPODOC, JAPIO

Documents considered to be relevant:

Category	Identity of document and relevant passage	Relevant to claims
A	EP 0981107 A1 SEGA ENTERPRISES See column 1 line 30-40.	-
X	EP 0507548 A2 GENERAL ELECTRIC See especially column 2 line 48 to column 3 line 21, column 4 lines 33-35 and column 6 lines 7-27 and figure 1.	1-4, 6-7, 9

X Document indicating lack of novelty or inventive step
Y Document indicating lack of inventive step if combined with one or more other documents of same category.
& Member of the same patent family

A Document indicating technological background and/or state of the art.
P Document published on or after the declared priority date but before the filing date of this invention.
E Patent document published on or after, but with priority date earlier than, the filing date of this application.